


Empowers you with an advanced  
electronic design and simulation platform  
for micro-nano electronics engineering.

Free Electronic Lab  
Community Leader in Opensource EDA deployment

Chitlesh GOORAH

Design & Verification Club Bristol 2010



# [ Free Electronic Lab ]

(formerly Fedora Electronic Lab)

An opensource Design and Simulation platform  
for Micro-Electronics

A one-stop linux distribution for hardware design

Marketing means for opensource EDA developers (Networking)

From SPEC, Model, Frontend Design, Backend,  
Development boards to embedded software.

# Electronic Designers Problems

Approx. 6 month design development cycle

Tackling Design Complexity

Lower Power, Lower Cost and Smaller Space


Semiconductor Industry's neck squeezed in 2008

Management (digital/analog) IP Portfolio

# OVERVIEW : FEL'S SOLUTIONS TO THE DESIGN CENTER

Providing EDA solutions for the real world requires a clear overview on the targetted users.

Free Electronic Lab strives to fulfill all the needs of each stage of the design flow .




FEL's Applications

Free Electronic Lab


Free Electronic Lab improves hardware design experience with opensource software.

<http://chitlesh.fedorapeople.org/FEL>

## A TYPICAL DESIGN CENTRE



# A basic Design Flow



Reduce Verilog coding time 2

Verilog

Dinotrace

To install dinotrace and emacs:  
# yum install dinotrace and emacs  
  
Use Icarus Verilog as a Verilog simulator:  
# yum install iverilog

Fedora Electronic Lab

Co-design : dinotrace and Emacs 1

Dinotrace 9.4a

Signal highlighting 3

25000 133223 158223

Cursors and annotations 4

```

emacs@cgoorah
File Edit Options Buffers Tools Statements Verilog Dinotrace Help

// -----
// -- Revisions :
// -- Date      Version  Author   Description
// -- 2009-05-13  1.0    chitlesh Created
// -----

`timescale 1 ns/1 ps

module freqdiv (i_Clock`1,1',i_ResetL`1,1';
input i_Clock`1,1';
input i_ResetL`1,1';
output o_Out`0,0';


parameter Divisor = 4;
parameter Bits = 2;

reg [Bits-1 : 0] r_Count`1,2';
reg o_Out`0,0';

always @ (posedge i_Clock`1,1' or negedge i_ResetL`1,1')
if (i_ResetL`1,1' == 0) begin
r_Count`1,2' = 0;
o_Out`0,0' = 0;
end
else
if (r_Count`1,2' != Divisor)
r_Count`1,2' = r_Count`1,2' + 1;
o_Out`0,0' = 0;
end

-- (DOS)%% freqdiv.v 6: L46 Git-m
Done.
Unannotating freqdiv.v
Annotating freqdiv.v
Done.
Reading annotation file /home/chitlesh/dinotrace/danno
-u ** *Messages* 873 L56 (Fundamental)

```



TIP: Use verilator to lint your verilog files.

Most of the Veripool tools are available under FEL.  
They are in sync with Wilson Snyder's releases.



Navigator

- penscripts
- PropEPGAScripts
- VersionControlled with CVS/SVN/GIT
- SPECS
- Syn: DRAMCtrl [mast]
- verilator\_test\_case
- vhdl\_shiftR
  - .buf\_loon
  - .project
  - chtRun.sh
  - cst299\_sta.sdf
  - cst299\_synthesis.vh
  - cst299\_tb.vhd
  - cst299\_timesim.vhd
  - cst299.vhd
  - find\_rin
  - loop\_buf\_loon
  - Makefile
  - Perl Plugin
    - xdlanalyze.pl

```

1  sync_dram_ctrl_topLe
2  ---! @file
3  ---! @brief Universal Shift/Storage Register
4  ---!
5  ---! Project
6  ---!
7  ---! File: cst299.vhd
8  ---! @author Chitlesh GOORAH <chitlesh@gmail.com>
9  ---! @version $Id$
10 ---! Company: Chitlesh Goorah
11 ---! Created: 2007-07-22
12 ---! Last update:
13 ---! @date 2009-04-22
14 ---! Platform: 2.6.27.19-170.2.35.fc10.i586
15 ---! Standard: VHDL'87
16 ---!
17 ---! @details:
18 ---! The CST299 is an N-bit universal shift/storage register.
19 ---! Four modes of operation are possible:
20 ---!   - hold (store), shift left, shift right and load data.
21 ---! The parallel load inputs and flip-flop outputs are multiplexed
22 ---! to reduce the total number of package pins. Additional outputs
23 ---! are provided for flip-flops Q0, Q1 to allow easy serial cascading.
24 ---! A separate active LOW Master Reset is used to reset the register.
25 ---!
26 ---!
27 ---! Copy
28 ---!
29 ---! Rev:
30 ---! Date:
31 ---! 2009
32 ---!
33 ---!
34 ---! Use
35 Library
36 use ieee
37
38 ---! @
39 ---! @
40 ---! Inp
41 ---! DS
42 ---! Out
  
```

Verilog/VHDL Plugin coupled with Fedora Eclipse

Doxygen Plugin to autogenerate documentation

Verilog/V...

Outline Hierarchy

- cst299 (ent)
- architecture(arch) of cst299

Problems

0 items

Description

Chitlesh's IP Core

File Edit View Go Help

1 of 3 Fit Page Width

Index

- Features 1
- Functional ... 1
- sync\_dr... 1
- sync\_dr... 1
- sync\_dr... 2
- sync\_dr... 2

IPCore : High Performance SDRAM Controller (v1.00a)


Chitlesh Goorah : chitlesh@gmail.com

TABLE 1: IPCore: Feature Specification

Core Specifics	
Supported Family	
Version of core	v1.00a
Budget	
View / Logic Elements	
LEs	

Created with Dia





GTKWave

Don't forget its TCL backend  
Widely used together with SystemC



# Tools

# Standard Cell libraries

xooi21 standard cell family

2-I/P exclusive NOR gate with 2-OR input

NEXT PREV UP






3 XNOR gates with OR gate input designed for minimum transistor count and hence smallest size. The OR gate is made by changing the inverter on the **a** input of a 2-XNOR gate into a 2-NOR gate. The Prop and Ramp delays below are the average of the inverting and non-inverting delays. The Synopsys Liberty format .LIB file has the correct delays for each case.

z: ((a1+a2)^b)'	cell width			power		Generic 0.13um typical timing (ps & ps/fF), pin <b>a2</b> .				
	gates	lambda	0.13um	leakage nW	dynamic nW/MHz	PinCap	PropR	RampR	PropF	RampF
vsclib013	3.0	72	3.96	0.87	19.7	3.7f	104	6.34	105	4.76
xooi21v0x05	4.0	96	5.28	1.52	29.6	6.0f	94	3.76	94	2.52
xooi21v0x1	6.7	160	8.80	2.73	56.8	11.2f	92	1.96	93	1.27

xooi21v0x05

	Effort	
	FO4	Log.
a1	/\	2.35 1.97
	-	3.22
a2	/\	2.21 1.95
	-	3.13
b	/\	2.41 3.06
	-	2.74






# Backend design

Open Circuit Design, Electric Alliance, Taped






gEDA/gaf



Well known and famous.

A very good example of opensource EDA tool.

TITLE: 2.6 GHz Ultralow Distortion Differential Amplifier Evaluation Board  
FILE: evaluationboard.sch  
REVISION: %Format: %ai - %h%



A Temperature Collector design from Levente Kovacs.  
Active development and a 3D PCB layout design in development.



FEL's KICAD aligned with OpenMoko's needs

fped: OpenMoko's Footprint editor

```


File Edit Text Option
File Edit Text Option
.spice:.param vp = 3.0v
.spice:.tran 0.1n 18n uic

.spice:.meas tran vmax m
.spice:.meas tran vmin m

.spice:.meas tran pdelay_
.spice:.meas tran pdelay_
.spice:.meas tran riset trig
.spice:.meas tran fallt trig

.spice:.print
.spice:.plot v
.spice:.contr
.spice:run
.spice:.endc


```



```

chitlesh@
File Edit Options Buffers Tools Index Spice Help
1 | npsice circuit -simulx1_simu_tran> from Xcircuit v3.6 row 184
2
3 .subckt invlx1 GND Vdd Vout Vin
4 .include ../Technology/S0N5M_DEEP.12/t24j_mm_epi-params.lib
5 M1 Vout Vin Vdd vdd CMOSP W=1.08u L=0.24u M=1
6 M2 Vout Vin GND gnd CMOSN w=0.36u l=0.24u m=1
7 .ends
8
9 .tran 0.1n 18n uic
10 .param vp = 3.0v
11 .plot v(Vin) v(Vout)
12 .meas tran pdelay_if trig v(Vin) val='vp/2' rise=2 targ v(Vout) val='vp/2' fall=1
13 .meas tran pdelay_ir trig v(Vin) val='vp/2' fall=1 targ v(Vout) val='vp/2' rise=1
14 .control
15 run
16 .endc
17 Vn Vin GND PULSE(0,00 3.00 0.00 0 0.00 5n 10n)
18 .meas tran riset trig v(Vout) val='3.30259e-01' rise=1 targ v(Vout) val='2.97' rise=1

```






location: 0.7 -3.5 -8.3 fps: 147.1  
look\_at: 0.8 -3.2 -7.4

GDS to POV (3D)  
Zoom/Rotate





# Co Simulation Based Design

UML to Perl, TCL or C++ exports.

TIP: Heaven, when coupled with Truss & Teal tools.

# OVERVIEW : A FREE HIGH END HARDWARE DESIGN PLATFORM


## Free Electronic Lab

Free Electronic Lab improves hardware design experience with free and opensource software.

<http://chitlesh.fedorapeople.org/FEL>

## Benefits

Analog/Digital/Mixed Designers  
Verification solutions  
Embedded Designers  
Project Coordinators  
EDA/CAD Engineers  
PCB engineers and Test Engineers  
System Electronic Engineers  
Researchers, Students and Lecturers  
Opensource EDA Developers



# Simple Installation

## **Trial:**

Fedora Electronic Lab LiveDVD

## **Production Environment:**

On Fedora > 12 or upcoming RHEL / CentOS 6

```
# yum groupinstall 'Electronic Lab'
```

# Who are using FEL ?

Universities around the world

- US, UK, France, India, Mexico, Brazil, Italy

Small companies & consulting companies


Linux For You magazine

- Published twice (Jan 08, Jan 09)

Basic opensource EDA tools

- Sun Microsystems, IBM, ST Microelectronics,  
Analog Devices, On Semi conductors

# FEL User and Developer benefits







## Free Electronic Lab 6.0 ?

Satisfy User “ME”

Strengthening the Backbone

Ensuring Interchangeability

FrontEnd design experience

Port to the Enterprise Class OS

Step into the opensource IP env

# Questions & Answers

Thank you,

The Free Electronic Lab team

<http://spins.fedoraproject.org/fel/>  
[electronic-lab@lists.fedoraproject.org](mailto:electronic-lab@lists.fedoraproject.org)

