




Fabless Semiconductor Business Model


Fedora Electronic Lab

What is Fabless ?







Fabless v/s Business Solutions?



Designs




Analog/Digital



Circuit



MicroControllers



Embedded Systems




Design

Simulation

Verification

Business Solutions




Solutions (methodologies, EDAs)



Services (std cells, IPs, benchmarks)




Technical Support (interoperability)



Buy other small companies



Founder




Manufacture



CIF/GDSII



Technical Support



Packaging






Sale





fedoraTM

electronic lab





Understanding the needs



High speeds simulation



help designers stop burning time on non-critical busywork (mass deployments)



Flows Move Toward Interoperability



Achieving Accurate and Reliable Simulations




A unique **open source** Electronic Lab



fedoraTM

electronic lab



Patches / Packaging
Integration
Interoperability
Security Modules
Quality
Bugzilla, Revisor, spins





We have **Man Power** to provide **Open Source Applications** for everything you need.


Office

Science/Electronics

Games




Virtualisation /
Servers

3D Desktop



[**Quality & Security**]

[**Stable & well tested**]



Questions & Answers



Chitlesh GOORAH
chitlesh@fedoraproject.org

<http://chitlesh.fedorapeople.org>





Tools

Standard Cell libraries

xooi21 standard cell family

2-I/P exclusive NOR gate with 2-OR input

NEXT PREV UP





3 XNOR gates with OR gate input designed for minimum transistor count and hence smallest size. The OR gate is made by changing the inverter on the **a** input of a 2-XNOR gate into a 2-NOR gate. The Prop and Ramp delays below are the average of the inverting and non-inverting delays. The Synopsys Liberty format .LIB file has the correct delays for each case.

z: ((a1+a2)^b)'	cell width			power		Generic 0.13um typical timing (ps & ps/fF), pin a2 .				
	gates	lambda	0.13um	leakage	dynamic	tR=PropR+RampR*Load(fF), tF=PropF+RampF*Load(fF)				
vsclib013				nW	nW/MHz	PinCap	PropR	RampR	PropF	RampF
xooi21v0x05	3.0	72	3.96	0.87	19.7	3.7f	104	6.34	105	4.76
xooi21v0x1	4.0	96	5.28	1.52	29.6	6.0f	94	3.76	94	2.52
xooi21v0x2	6.7	160	8.80	2.73	56.8	11.2f	92	1.96	93	1.27

xooi21v0x05


		Effort	
		FO4	Log.
a1	/\	2.35	1.97
	-	3.22	
a2	/\	2.21	1.95
	-	3.13	
b	/\	2.41	3.06
	-	2.74	






location: 0.7 -3.5 -8.3 fps: 147.1
look_at: 0.8 -3.2 -7.4

Zoom

Rotate







File Edit Search Time Markers View Help

VCD loaded successfully.
[119] facilities found.
Regions formed on demand

Zoom Page Fetch Disc Shift

From: 0 sec
To: 10 us

Marker Time
69 ns
Current Time
0 sec

▽ SST

cpu_undertest

Signals
clk_s
reset_s


Filter:




Append Insert Replace

Signals

Time

a_db[15:0]=
a_en=
a_sel[3:0]=
ab_pc[7:0]=
ab_ra[7:0]=
ab_ro[7:0]=
ab_rs[7:0]=
ab_sel[3:0]=
cl_ab[7:0]=
cl_db[15:0]=
clk=
db_a[15:0]=
db_cl[15:0]=
db_ir[15:0]=
db_ra[15:0]=
db_rs[15:0]=
db_sel[3:0]=
ir_db[15:0]=
ir_en=
pc_ab[7:0]=
pc_en=
pc_ld=
ra_db[15:0]=
ra_en=
ra_rw=
res_zero=
reset=





Schematic Capture to Netlist

Hierarchy

Circuit Simulations : spice, BSIM + EKV implementation




- ☒ solder
- ☐ GND-solder
- ☐ Vcc-solder
- ☐ component
- ☐ GND-component
- ☐ Vcc-component
- ☐ unused
- ☐ unused
- ☐ silk
- ☐ rat lines
- ☐ pins/pads
- ☐ vias
- ☐ far side
- ☐ solder mask

- VIA
- LINE
- ARC
- TEXT
- RECT
- POLY
- BUF
- DEL
- ROT
- INS
- THRM
- SEL
- LOCK

Route Style

- ☒ Signal
- ☐ Power
- ☐ Fat
- ☐ Skinny

FLARE GENESIS harry eaton



view=component grid=1.000:0 all,R line=0.254 via=1.016(0.508) clearance=0.254 text=100% bu

The **fedora**[™]  team

