



Design, Simulate and Program electronics.



Beyond software

Max Spevack
spevack@fedoraproject.org

FUDCon Berlin
Linuxtag 2009



[Fedora Electronic Lab]

An opensource Design and Simulation platform
For Micro-Electronics

A one-stop linux distribution for hardware design


Marketing means for opensource EDA developers
(Networking)



XUROPASM



Identifying a Problem to solve !





Electronic Designers Problems

Approx. 6 month design development cycle

Tackling Design Complexity

Lower Power, Lower Cost and Smaller Space


EDA Industry's neck squeezed in 2008

Management (digital/analog) IP Portfolio

OVERVIEW : FEL'S SOLUTIONS TO THE DESIGN CENTER

Providing EDA solutions for the real world requires a clear overview on the targetted users.

Fedora Electronic Lab strives to fulfill all the needs of each stage of the design flow .




FEL's Applications

Fedora Electronic Lab

Fedora Electronic Lab improves hardware design experience with opensource software.


<http://chittlesh.fedorapeople.org/FEL>

A TYPICAL DESIGN CENTRE







A basic Design Flow



Example of RTL Synthesis versus scripting





Layer

All visible	All invisible
Nwell	Pwell
Activ	Ndif
Pdif	Ntie
Ptie	Poly
Tpoly	Poly2
Cont	Alu1
VALu1	Talu1
Via1	TVia1
Alu2	Talu2
Via2	Alu3
Talu3	Via3
Alu4	Talu4
Via4	Alu5
Talu5	Via5
Alu6	Talu6
Ref	Abox
Fig	Inst
FCon	ICon
FSeg	ISeg
FRef	IRef
Pattern	Interface
Invert	Quick display
No string box	
Apply	Close

Help

Arrows <

Move Set
Close

Zoom <2

Refresh
UnZoom
Zoom
Mooz
Zoom Set
Zoom In
Center
Goto
Pan
Fit
Close

SST

cpu_undertest

- abus_comp
- alu_comp
- ctrl_comp
- dbus_comp
- instr_reg_comp
- prog_counter_comp
- ram_comp
- register_file_comp
- rom_comp

Signals

- pc_en
- pc_ld
- ra_db[15:0]
- ra_en
- ra_rw
- res_zero
- reset
- ro_db[15:0]
- rs_db[15:0]
- rs_en
- rs_full
- rs_rw
- zero

Filter:

Append Insert Replace

Signals


Time

- a_db[15:0] =
- a_en =
- a_sel[3:0] =
- ab_pc[7:0] =
- ab_ra[7:0] =
- ab_ro[7:0] =
- ab_rs[7:0] =

Peak Selection

- ab_sel[3:0] =
- cl_ab[7:0] =
- cl_db[15:0] =
- clk =
- db_a[15:0] =
- db_cl[15:0] =
- db_ir[15:0] =
- db_ra[15:0] =
- db_rs[15:0] =
- db_sel[3:0] =
- ir_db[15:0] =
- ir_en =
- pc_ab[7:0] =
- pc_en =
- pc_ld =
- ra_db[15:0] =
- ra_en =
- ra_rw =

Waves



OVERVIEW : FEDORA'S HIGH END HARDWARE DESIGN PLATFORM


Fedora Electronic Lab

Fedora Electronic Lab improves hardware design experience with free and opensource software.

<http://chitlesh.fedorapeople.org/FEL>

Benefits

Analog/Digital/Mixed Designers
Verification solutions
Embedded Designers
Project Coordinators
EDA/CAD Engineers
PCB engineers and Test Engineers
System Electronic Engineers
Researchers, Students and Lecturers
Opensource EDA Developers





FEL Development Methodology

The reason why FEL is so unique

All languages win

Bottom Up and Top down research Abstraction


Current Industry Trend

Do not package one's favourite tools only


Think Methodology and Design Flow



Development Time during One cycle



Secure access
to the outsider



Deployment of a simple Code Review Solution for

- digital IC design
- FPGA design
- embedded design

A Fedora powered server hosting a wiki, web-based version control, progress tracking feature, ticketing service and peer review feature.

Fedora desktops with electronic design and simulation tools coupled with Fedora Eclipse and its plugins.

From Fedora Eclipse, easy and simple HDL code management along with code review via a browser.



Tree View

UML Model

views

Logical View

class diagram

CADcshrc

cshrc_analog()

cshrc_digital()

cshrc_stdcells()

cshrc_placeNroute()

IPCore_Portfolio

SPIController_wB...

I2CController()

I2CControllerCust...

Ethernetv42()

USB3rev43()

DDS5MHZ()

SRAM128x8()

report

report_cells()

customized_com...

report_optimizati...

report_parasitics()

report_area()


report_constraints()

rpt_worst_timing()

report_BOM()


rpt_plotsTk()

class diagram




Co Simulation Based Design

Ready.



FEL-11 Leonidas



Perl modules from Veripool

Hoping gEDA/gaf 1.6





Ktechlab new release



C-based synthesis tool verilator

Centralized location for documentation



OVM/SystemC dropped

EDA Industry OS Roadmap

(Updated: September 2007)

Guideline for UltraSPARC Solaris		Sun Website
OS Version	OS Vendor General Availability	Earliest Date for Design Starts
Solaris 10	January 2005	Now

Guideline for X86 32-bit Windows		Microsoft Website
OS Version	OS Vendor General Availability	Earliest Date for Design Starts
Windows XP	December 2001	Now
Windows Vista	January 2007	January 2009

Guideline for X86-64 Linux		Redhat & Novell Websites
OS Version	OS Vendor General Availability	Earliest Date for Design Starts
RHEL 4	February 2005	Now
RHEL 5	March 2007	October 2008
SLES 9	August 2004	Now
SLES 10	July 2006	July 2008

Note

- EDA tool suppliers may exceed the Roadmap baselines.
- Future dates are subject to change.
- For comments or questions about the OS roadmap send an email to OSRoadmap@edac.org


[Back to Top](#)

Support Plans of EDA Companies





FEL User and Developer benefits





Long Term goals to achieve

Align FEL along big Vendors in terms of Marketing

Participation in a Standards committee

progress of EDA standards under the IEEE-SA (Standards Association)

Interoperable PDK Libraries

Usage of opensource Industry standard file formats

Strengthen the opensource EDA community

Usage of a common design database

Questions & Answers



The **fedora**TM  electronic lab team

fedora-electronic-lab-list@redhat.com

