



Design, Simulate and Program electronics.



Beyond software

Max Spevack

spevack@fedoraproject.org

FUDCon Berlin
Linuxtag 2009



[Fedora Electronic Lab]

An opensource Design and Simulation platform
For Micro-Electronics


A one-stop linux distribution for hardware design

Marketing means for opensource EDA developers
(Networking)





Identifying a Problem to solve !





Electronic Designers Problems

Approx. 6 month design development cycle

Tackling Design Complexity

Lower Power, Lower Cost and Smaller Space

EDA Industry's neck squeezed in 2008

Management (digital/analog) IP Portfolio

OVERVIEW : FEL'S SOLUTIONS TO THE DESIGN CENTER

Providing EDA solutions for the real world requires a clear overview on the targeted users.

Fedora Electronic Lab strives to fulfill all the needs of each stage of the design flow .




FEL's Applications

Fedora Electronic Lab

Fedora Electronic Lab improves hardware design experience with opensource software.


<http://chitlesh.fedorapeople.org/FEL>

A TYPICAL DESIGN CENTRE







A basic Design Flow





Example of RTL Synthesis versus scripting






▼ SST

Signals

```
Time  
    a_db[15:0] =  
            a_en =  
    a_sel[3:0] =  
    ab_pc[7:0] =  
    ab_ra[7:0] =  
    ab_ro[7:0] =  
  
Peak Selection  
    ab_rs[7:0] =
```

Waves



Signals

pc Id

ra db[15:0]

ra en

ra rw

res zero

reset

ro_db[15:0]

rs_db[15:0]

rs_en

rs_full

rs_rw

zero

Filter:

1

10


f

12
34

2

TKWave

OVERVIEW : FEDORA'S HIGH END HARDWARE DESIGN PLATFORM





FEL Development Methodology

The reason why FEL is so unique

All languages win

Bottom Up and Top down research Abstraction


Current Industry Trend

Do not package one's favourite tools only


Think Methodology and Design Flow



Development Time during One cycle



Secure access
to the outsider




Deployment of a simple
Code Review Solution for
- digital IC design
- FPGA design
- embedded design

A Fedora powered server
hosting a wiki, web-based
version control, progress
tracking feature, ticketing
service and peer review
feature.


Fedora desktops with
electronic design and
simulation tools coupled
with Fedora Eclipse and
its plugins.

From Fedora Eclipse, easy
and simple HDL code
management along with
code review via a browser.





FEL-11 Leonidas



Perl modules from Veripool



Hoping gEDA/gaf 1.6

Ktechlab new release

C-based synthesis tool verilator

Centralized location for documentation

OVM/SystemC dropped



LearnCell

EDA Industry OS Roadmap

(Updated: September 2007)

Guideline for UltraSPARC Solaris			Sun Website
OS Version	OS Vendor General Availability	Earliest Date for Design Starts	
Solaris 10	January 2005	Now	
Guideline for X86 32-bit Windows			Microsoft Website
OS Version	OS Vendor General Availability	Earliest Date for Design Starts	
Windows XP	December 2001	Now	
Windows Vista	January 2007	January 2009	
Guideline for X86-64 Linux			Redhat & Novell Websites
OS Version	OS Vendor General Availability	Earliest Date for Design Starts	
RHEL 4	February 2005	Now	
RHEL 5	March 2007	October 2008	
SLES 9	August 2004	Now	
SLES 10	July 2006	July 2008	

Note

- EDA tool suppliers may exceed the Roadmap baselines.
- Future dates are subject to change.
- For comments or questions about the OS roadmap send an email to OSRoadmap@edac.org


[Back to Top](#)

Support Plans of EDA Companies





FEL User and Developer benefits





Long Term goals to achieve

Align FEL along big Vendors in terms of Marketing

Participation in a Standards committee

progress of EDA standards under the IEEE-SA (Standards Association)

Interoperable PDK Libraries

Usage of opensource Industry standard file formats

Strengthen the opensource EDA community

Usage of a common design database

Questions & Answers



The fedora™ electronic lab team

fedoraelectroniclablist@redhat.com