



Design, Simulate and Program electronics.

fedoraTM  *electronic lab*

When software is not enough

Chitlesh Goorah

chitlesh@fedoraproject.org

FUDCon Berlin

Linuxtag 2009



[Fedora Electronic Lab]

**An opensource Design and Simulation platform
For Micro-Electronics**

A one-stop linux distribution for hardware design

**Marketing means for opensource EDA developers
(Networking)**



XUROPASM



Fedora Electronic Lab 4.0 ?

Satisfy User “ME”


Strengthening the Backbone

Ensuring Interchangeability

FrontEnd design experience



Identifying a Problem to solve !





Electronic Designers Problems

Approx. 6 month design development cycle

Tackling Design Complexity

Lower Power, Lower Cost and Smaller Space


EDA Industry's neck squeezed in 2008

Management (digital/analog) IP Portfolio

OVERVIEW : FEL'S SOLUTIONS TO THE DESIGN CENTER

Providing EDA solutions for the real world requires a clear overview on the targetted users.

Fedora Electronic Lab strives to fulfill all the needs of each stage of the design flow .




FEL's Applications

Fedora Electronic Lab

Fedora Electronic Lab improves hardware design experience with opensource software.


<http://chitlesh.fedorapeople.org/FEL>

A TYPICAL DESIGN CENTRE







A basic Design Flow



Example of RTL Synthesis versus scripting





Layer

| | |
|---------------|---------------|
| All visible | All invisible |
| Nwell | Pwell |
| Activ | Ndif |
| Pdif | Ntie |
| Ptie | Poly |
| Tpoly | Poly2 |
| Cont | Alu1 |
| VAlu1 | Talu1 |
| Via1 | TVia1 |
| Alu2 | Talu2 |
| Via2 | Alu3 |
| Talu3 | Via3 |
| Alu4 | Talu4 |
| Via4 | Alu5 |
| Talu5 | Via5 |
| Alu6 | Talu6 |
| Ref | Abox |
| Fig | Inst |
| FCon | ICon |
| FSeg | ISeg |
| FRef | IRef |
| Pattern | Interface |
| Invert | Quick display |
| No string box | |
| Apply | Close |

Arrows <

←

↑

↓

→

Move Set

Close

Zoom <2

Refresh

UnZoom

Zoom

Mooz

Zoom Set

Zoom In


Center

Goto

Pan

Fit

Close



Arrows

← ↑

↓ →

Move Set

Close

Tools

Equi

UnEqui

Flat

Unflat

Peek

Unpeek

Druc

Real flat

Close

Zoom

Refresh

UnZoom

Zoom

Mooz

Zoom Set

Zoom In

Center

Goto

Pan

Fit

Close

X : 1440.00 Y : -241.00 Dx : -621.00 Dy : 737.00 Peek Select window Enter first corner


- cpu_undertest
 - abus_comp
 - alu_comp
 - ctrl_comp
 - dbus_comp
 - instr_reg_comp
 - prog_counter_comp
 - ram_comp
 - register_file_comp
 - rom_comp

- pc_en
- pc_ld
- ra_db[15:0]
- ra_en
- ra_rw
- res_zero
- reset
- ro_db[15:0]
- rs_db[15:0]
- rs_en
- rs_full
- rs_rw
- zero

Filter:

Append Insert Replace


- Signals
- Time
- a_db[15:0] =
 - a_en =
 - a_sel[3:0] =
 - ab_pc[7:0] =
 - ab_ra[7:0] =
 - ab_ro[7:0] =
 - ab_rs[7:0] =
 - ab_sel[3:0] =
 - cl_ab[7:0] =
 - cl_db[15:0] =
 - clk =
 - db_a[15:0] =
 - db_cl[15:0] =
 - db_ir[15:0] =
 - db_ra[15:0] =
 - db_rs[15:0] =
 - db_sel[3:0] =
 - ir_db[15:0] =
 - ir_en =
 - pc_ab[7:0] =
 - pc_en =
 - pc_ld =
 - ra_db[15:0] =
 - ra_en =
 - ra_rw =



- solder
- GND-sldr
- Vcc-sldr
- component
- GND-comp
- Vcc-comp
- route
- pcb_outline
- silk
- rat_lines
- pins/pads
- vias
- far_side
- solder_mask

- VIA
- LINE
- ARC
- TEXT
- RECT
- POLY
- BUF
- DEL
- ROT
- INS
- THRM
- SEL
- LOCK

- Route Style
- Signal
 - Power
 - Fat
 - HiPOWER



* view=solder grid=5.0:0 45/ line=10.0 via=40.0(20.0) clearance=10.0 text=100% buffer=#1

OVERVIEW : FEDORA'S HIGH END HARDWARE DESIGN PLATFORM


Fedora Electronic Lab

Fedora Electronic Lab improves hardware design experience with free and opensource software.

<http://chitlesh.fedorapeople.org/FEL>

Benefits

Analog/Digital/Mixed Designers
Verification solutions
Embedded Designers
Project Coordinators
EDA/CAD Engineers
PCB engineers and Test Engineers
System Electronic Engineers
Researchers, Students and Lecturers
Opensource EDA Developers





FEL Development Methodology

The reason why FEL is so unique

All languages win

Bottom Up and Top down research Abstraction


Current Industry Trend

Do not package one's favourite tools only

Think Methodology and Design Flow



Development Time during One cycle






Tree View

UML Model

views

- Logical View
 - class diagram
 - CADcshrc
 - cshrc_analog()
 - cshrc_digital()
 - cshrc_stdcells()
 - cshrc_placeNroute...
 - IPCore_Portfolio
 - SPIController_wB...
 - I2CController()
 - I2CControllerCust...
 - Ethernetv42()
 - USB3rev43()
 - DDS5MHZ()
 - SRAM128x8()
 - report
 - report_cells()
 - customized_com...
 - report_optimizati...
 - report_parasitics()
 - report_area()
 - report_constraints()
 - rpt_worst_timing()
 - report_BOM()
 - rpt_plotsTk()



Co Simulation Based Design



Who are using FEL ?

Universities around the world

- US, France, India, Mexico, Brazil, Italy


Small companies & consulting companies

Linux For You magazine


Published twice (Jan 08, Jan 09)

Basic opensource EDA tools

Sun Microsystems, IBM, ST Microelectronics,
Analog Devices, On Semi conductors



FEL-12 Constantine



Peer Review possibilities



Hoping gEDA/gaf 1.6



Ktechlab new release




C-based synthesis tool verilator



Centralized location for documentation

OVM/SystemC dropped

Secure access
to the outsider



Deployment of a simple Code Review Solution for

- digital IC design
- FPGA design
- embedded design


A Fedora powered server hosting a wiki, web-based version control, progress tracking feature, ticketing service and peer review feature.

Fedora desktops with electronic design and simulation tools coupled with Fedora Eclipse and its plugins.

From Fedora Eclipse, easy and simple HDL code management along with code review via a browser.



FEL User and Developer benefits



- + Add a subscription
- All items (1000+)
- Friends' shared items
- Subscriptions
 - Adventures in ASIC Di... (1)
 - Design And Reuse - In... (15)
 - Doug's MATLAB Video T... (1)
 - F1technical.net . For... (8)
 - File Exchange Pick of... (1)
 - Cadence Community (33)
 - Fedora People (113)
 - Practical Chip Design (2)
 - FPGA Blog (3)
 - JB's Circuit (1)
 - John's Semi-Blog (2)
 - MATLAB Central - File... (1)
 - my thoughts about VLS... (1)
 - Planet Grep (29)
 - System-Level Design (8)
 - Programmable Logic De... (37)
 - Seth on Simulink (1)
 - The Digital Electroni... (1)
 - The TeX community agg... (1)
 - VLSI Core - Technolog... (1)
 - Will Partain's work blog (1)
 - Xilinx, Inc (PR) (1)
 - BBC Sport | Motorspor... (11)
 - Eda (74)
 - EDA Blog (51)
 - EDA Graffiti (20)
 - EDA Thoughts (3)

Home

A look at what's new

Adventures in ASIC Digital Design (1)

Dual Edge Binary Counters + Puzzle I lately came across the need to use a dual edge counter, by this I mean a counter which is counting both on the rising and on the falling edge of the clock. The limitation is that one has to use only normal single edge sensitive flops, the kind you ...



JB's Circuit (1)

Reader Wants Print, not Links *How do the readers of Chip Design - mostly engineers if one believes the polls - prefer to receive editorial content? Print or Online? This question continues to vex both publishers and advertisers/sponsors alike. *While wrestling with the serious ...

John's Semi-Blog (2)

DAC on Sale Just a quick reminder: DAC 46th Registration Rates go up after June 29, so register today to get the early discount. See you in San Francisco!

Sean Interviews Rajeev Though he's not as colorful as Gerry Hsu, Rajeev Madhavan, CEO of Magma Design Automation, is one of the most interesting and outspoken executives in the EDA industry. Check out Sean Murphy's Interview with Rajeev. Rajeev founded several significant ...

BBC Sport | Motorsport | Formula 1 | UK Edition (11)

Donington given British GP boost Donington's bid to stage next year's British Grand Prix is boosted after final planning permission for its redevelopment programme is approved.

F1 Mole blog F1 is set to play host to Virgin and YouTube next season

Murray Walker Q&A F1 commentary legend answers your British GP questions

VLSI Core - Technology Experts (1000+) (1)

VLSI Conference - Call for papers - January 3-7, 2010 [image: VLSI Design 2010] [image: VLSI Design 2010] [image: VLSI Design 2010] [image: VLSI Design 2010] [image: THEME: Affordable Technology for Emerging Markets] This joint conference is a forum for researchers and designers to present and discuss ...

OpenSemi aggregator (1000+)

Semiconductor News: Buck regulator suits AMD VID interface The MAX17480 fixed-frequency step-down regulator suits the AMD serial VID interface (SVI) CPU. The device features two high-current SMPSSs ... [Source: *Electronic Products* / 06-27]

Semiconductor News: Zigbee IC suits smart energy and HAN apps The EM300 Series ZigBee chip family, consisting of the EM351 and EM357, is suited for smart energy and home ... [Source: ...]

Top Recommendations View all >

National Instruments, Inc.

National Instruments RSS Feed

PowerSource

Technical Editor Margery Conner's PowerSource streams the

Boondoggle B-side

Boondoggle's blog

Recently starred

Free Online Training: Conformal LEC from Cadence Community

Hiring Begins Again—Slowly from System-Level Design

Recently shared

EDA Installs, the Yum Way? from Will Partain's work blog

Mentor Graphics acquires built-in-self-test specialist from Fabtech - News

Recently kept unread

FPGA software from EDA Graffiti

High performance ARM cores and CAD Reference methodology from CAD and VLSI

Recently read

Red Hat CEO Calls on Oracle to Keep Java Open from OSNews

Vettel gets grandstand at Nurburgring from F1technical.net . Formula One news

Tips and tricks

If you find yourself repeatedly visiting a website to check for updates, or if you just stumble across a



Research and Development

Read white papers from different companies

Extract information and send to upstream

Write whitepapers for Hardware/IEEE conferences



Status Versus EDA Vendors

(Claim == Responsibility)

Collaboration – dataformats, their Opensource software

Using Fedora as a platform for their development

Ensure Productive Marketing for FEL/upstream developers
and NOT Markitecture



Layers Messages


Rendering: Normal

- panel2pcb_temp_collector.ba
- panel2pcb_temp_collector.ba
- panel2pcb_temp_collector.ba
- panel2pcb_temp_collector.ba
- panel2pcb_temp_collector.fal
- panel2pcb_temp_collector.fro
- panel2pcb_temp_collector.fro
- panel2pcb_temp_collector.fro
- panel2pcb_temp_collector.fro
- panel2pcb_temp_collector.ou
- panel2pcb_temp_collector.plk
- panel2pcb_temp_collector.ur

There are 5 different drill sizes used in this layout, 212 holes total

| Symbol | Diam. (Inch) | Count | Plotted? |
|--------|--------------|-------|----------|
| v | 0.020 | 128 | YES |
| + | 0.028 | 57 | YES |
| * | 0.035 | 12 | YES |
| - | 0.055 | 2 | YES |
| □ | 0.107 | 3 | YES |
| ▽ | 0.128 | 18 | NO |

Title: temp_collector - Fabrication Drawing
 Author: Chitlesh Goorah
 Date: Sun 14 Jun 2009 11:55:13 AM GMT UTC



Board outline is the centerline of this path

(70.37, 2390.37)

mil

Click to select objects in the current layer. Middle click and drag to pan.



Fedora Infrastructure and services

Simple RPM packaging

Customized KDE kickstart file – LiveCD

fedorahosted

FEL LiveDVD – Spin SIG

Desktop Environment independence

yum groupinstall 'Electronic Lab'

EPEL (users are asking for commercial support)

EDA Industry OS Roadmap

(Updated: September 2007)

| Guideline for UltraSPARC Solaris | | Sun Website |
|----------------------------------|--------------------------------|---------------------------------|
| OS Version | OS Vendor General Availability | Earliest Date for Design Starts |
| Solaris 10 | January 2005 | Now |

| Guideline for X86 32-bit Windows | | Microsoft Website |
|----------------------------------|--------------------------------|-----------------------------------|
| OS Version | OS Vendor General Availability | Earliest Date for Design Starts |
| Windows XP | December 2001 | Now |
| Windows Vista | January 2007 | January 2009 |

| Guideline for X86-64 Linux | | Redhat & Novell Websites |
|----------------------------|--------------------------------|--|
| OS Version | OS Vendor General Availability | Earliest Date for Design Starts |
| RHEL 4 | February 2005 | Now |
| RHEL 5 | March 2007 | October 2008 |
| SLES 9 | August 2004 | Now |
| SLES 10 | July 2006 | July 2008 |

Note

- EDA tool suppliers may exceed the Roadmap baselines.
- Future dates are subject to change.
- For comments or questions about the OS roadmap send an email to OSRoadmap@edac.org

[Back to Top](#)

Support Plans of EDA Companies





Long Term goals to achieve

Align FEL along big Vendors in terms of Marketing

Participation in a Standards committee

progress of EDA standards under the IEEE-SA (Standards Association)

Interoperable PDK Libraries

Usage of opensource Industry standard file formats

Strengthen the opensource EDA community

Usage of a common design database



Thank you, Fedora contributors

Questions & Answers



The **fedora**[™]  electronic lab team

fedora-electronic-lab-list@redhat.com

